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Extended Abstract
Today’s bio-computing applications require a vast amount
of computational power due to large data sets as well as
the complexity of the used algorithms. Therefore, such ap-
plications greatly benefit from emerging technologies, which
provide high-performance as well as improved energy effi-
ciency. A promising approach for comparing DNA sequences
is Locality Sensitive Hashing (LSH), where hash values are
generated from subsequences and compared with each other,
e. g., by calculating their hamming distances [1, 2]. In or-
der to compare two bacterial genomes of 3 ∗ 106 BP, about
30 000 to 100 000 hash values are constructed, resulting in
9 ∗ 108 to 1 ∗ 1010 hamming distance calculations. Due to
the absence of data dependencies between the calculations,
massive parallel architectures like GPGPUs and FPGAs are
highly suitable for accelerating these computations.
This work uses an FPGA-based system architecture to
accelerate the hamming distance comparisons as it is the
most computationally intensive part of LSH. The algorithm
has been implemented in a hardware description language
(VHDL) and is optimized for highly parallel, stream-based
processing on Xilinx FPGAs (Figure 1). Hash values of se-
quences A are stored locally on the FPGA while hash values
of sequences B are streamed from the host to the FPGA.
Supported lengths for the hash values are configurable be-
tween 32 bit and 8196 bit to cover a wide range of use cases.
For hash values with a length of 512 bit up to 230 Hamming
Processing Elements (HPE) can be implemented on a Xilinx
Virtex-7 FPGA, resulting in a peak performance of 46 GH/s
(Billion Hamming Distance Calculations per second). Mul-
tiple FPGA can be arranged in a daisy chain for passing
streamed sequences to neighboring FPGA without the need
to re-transferring them. This mitigates the data transfer
bottleneck from the host to the FPGA, which would other-
wise limit the practical performance to 10.3 GH/s.
For evaluation, the proposed design was compared to opti-
mized implementations on the server platform RECS, which
provides a modular microserver architecture for heteroge-
neous hardware, e. g. CPUs, GPUs and FPGAs and is ca-
pable of on-line measuring performance and power dissipa-
tion [4, 3]. The CPU implementation, written in C++ us-
ing SSE 4.2 and AVX2 instructions, achieved a performance
of 0.8 GH/s and an energy efficiency of 19 million hashes
per second per Watt (MH/s/Watt). An OpenCL-based im-
plementation optimized for a NVIDIA P100 GPGPU is 13
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Figure 1: Scalable, streaming based system architecture for
parallel hamming distance comparisons
times faster than the CPU implementation and achieves a
3.6 times better energy efficiency. Although the used Xil-
inx Virtex-7 FPGA on the RAPTOR platform [5] has been
released five years ago, it performs as fast as the imple-
mentation on a state of the art GPGPU, but reaches a
1.7 times higher energy efficiency. The FPGA-performance
scales with the number of used FPGAs, which can be ex-
plained through the increased number of processing elements,
which process the data in parallel without the need to re-
transfer data by the host.
Table 1: Evaluation results for Hamming Distance com-
parisons of hash values with a length of 512 bit
Platform Architecture
Power
Watt
Perf.
GH/s
Energy Eff.
MH/s/Watt
Intel
E3-1226 v3
CPU 40 0.75 18.8
NVIDIA
P100
GPGPU 150 10.1 67.6
Bielefeld Univ.
RAPTOR
1x FPGA
(Virtex-7)
90 10.3 114.4
Bielefeld Univ.
RAPTOR
4x FPGA
(Virtex-7)
195 41.2 211.3
The results show that FPGAs are highly suitable for accel-
erating hamming distance calculations, especially for large
scale compute clusters, where energy efficiency is rather im-
portant. When using state of the art Xilinx UltraScale+
FPGAs, a speed-up by a factor of 6.5 and a 4.5 times higher
energy efficiency is expected, compared to the currently em-
ployed FPGA hardware. Due to the generic design of the
proposed system architecture, the applied distance metrics
can be exchanged with little effort, to evaluate a wide range
of different applications using LSH for bio-computing.
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